

09/666853

FIG. 1





FIG. 2



00000000000000000000000000000000

FIG. 3

Instruction Address	Instruction
01	Condition Determination Instruction
02	Condition Branching Instruction (branch to address 11)
03	Condition Determination Instruction
04	Condition Branching Instruction (branch to address 41)
05	Arithmetic Instruction
06	"
07	"
08	"
11	Condition Determination Instruction
12	Condition Branching Instruction (branch to address 21)
13	Condition Determination Instruction
14	Condition Branching Instruction (branch to address 51)
15	Arithmetic Instruction
16	"
21	Condition Determination Instruction
22	Condition Branching Instruction (branch to address 31)
23	Condition Determination Instruction
24	Condition Branching Instruction
25	Arithmetic Instruction
26	"
27	"
28	"
31	Condition Determination Instruction
32	Condition Branching Instruction
33	Condition Determination Instruction
34	Condition Branching Instruction
41	Condition Determination Instruction
42	Condition Branching Instruction (branch to address 61)
43	Arithmetic Instruction
44	"
45	"
46	"
51	Arithmetic Instruction
52	"
53	"
54	"
55	"
61	Arithmetic Instruction
62	"
63	"
64	"
65	"
66	"

0909090909090909 - 09220000

FIG. 4

000260 "E539999610




FIG.

Branching Route (1)




FIG. 6

At Cycle 3 for Branching Route (1)




FIG. 7

At Cycle 6 for Route (1)

000250-E58803960





FIG. 8

At Cycle 9 for Route (1)

00000000000000000000000000000000



000260 "E5899360

FIG. 9

Branching Route (2)




FIG. 10

000260 " E5B33360

## Branching Route (3)

Instruction Address	Instruction	Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
01	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
02	B-INST (not jump to 11)	P	T	C	(C)															
03	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
04	B-INST (jump to 11)	P	T	C	(C)															
05	INST	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
06	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
07	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
08	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
11	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
12	B-INST	P	T	C	(C)															
13	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
14	B-INST	P	T	C	(C)															
15	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
16	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
41	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
42	B-INST (not jump to 61)	P	T	C	(C)															
43	INST	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
45	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
61	INST	P	T	C	D	E	W	E	W	E	W	E	W	E	W	E	W	E	W	
62	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
63	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
64	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
65	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
66	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"





FIG. 11

At Cycle 6 of Route (3)



0000260-0000000000000000

FIG. 12


## Branching Route (4)

Instruction Address	Instruction	Cycle 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
01	INST	P	T	C	D	E										
02	B-INST (not jump to 11)	P	T	C	(C)	(C)										
03	INST	P	T	C	(C)	(C)										
04	B-INST (not jump to 41)	P	T	C	(C)	(C)										
05	INST	P	T	C	(C)	(C)										
06	"	P	T	C	(C)	(C)										
07	"	P	T	C	(C)	(C)										
08	"	P	T	C	(C)	(C)										
11	INST															
12	B-INST															
13	INST															
14	B-INST															
15	INST															
16	"															
41	INST															
42	B-INST															
43	INST															
44	"															
45	"															
46	"															

The diagram illustrates the branching route for instruction 41. It shows the flow of control from address 01 to 41 through various stages (P, T, C, D, E, W) over 15 cycles. The flow starts at address 01, goes to 02, then branches to 03 or 04. From 03, it can branch to 05 or 06. From 06, it can branch to 07 or 08. From 08, it branches to 11. From 11, it goes to 12, then branches to 13 or 14. From 14, it branches to 15 or 16. Finally, it reaches instruction 41. Arrows indicate the flow between stages and between instructions. Labels like 'Penalty 1' and 'Invalidated' are present in the diagram.

FIG. 13

Prior Art



0000000000000000

**FIG. 14**

000260-E5899960





FIG. 15

Cache Memory Side



09566353 - 092000

**FIG. 16**

**First Control Example**

Predicted Branching Direction	Branching direction not determined						Memory Bus Access after determined	
	Cache Hit		Memory Bus Access					
	Sequential Side	Target Side	Sequential Side		Target Side		S	T
			Bus Access	Fetch	Bus Access	Fetch	Sequential	Target
Sequential Side	Miss	Miss	Yes	Yes	No	T	No	Yes
	Miss	Hit	Yes	Yes	No	Yes	No	No
	Hit	Miss	No	Yes	No	T	No	Yes
	Hit	Hit	No	Yes	No	Yes	No	No
Target Side	Miss	Miss	No	T	Yes	Yes	Yes	No
	Miss	Hit	No	T	No	Yes	Yes	No
	Hit	Miss	No	Yes	Yes	Yes	No	No
	Hit	Hit	No	Yes	No	Yes	No	No

**FIG. 17**

**Second Control Example**

Predicted Branching Direction	Branching direction not determined						Memory Bus Access after determined	
	Cache Hit		Memory Bus Access					
	Sequential Side	Target Side	Sequential Side		Target Side		S	T
			Bus Access	Fetch	Bus Access	Fetch	Sequential	Target
Sequential Side	Miss	Miss	Yes	Yes	No	T	No	Yes
	Miss	Hit	Yes	Yes	No	Yes	No	No
	Hit	Miss	No	Yes	No	T	No	Yes
	Hit	Hit	No	Yes	No	Yes	No	No
Target Side	Miss	Miss	Yes	Yes	Yes	Yes	No	No
	Miss	Hit	Yes	Yes	No	Yes	No	No
	Hit	Miss	No	Yes	Yes	Yes	No	No
	Hit	Hit	No	Yes	No	Yes	No	No

**FIG. 18**

**Third Control Example**

Predicted Branching Direction	Branching direction not determined						Memory Bus Access after determined	
	Cache Hit		Memory Bus Access					
	Sequential Side	Target Side	Sequential Side		Target Side		S	T
			Bus Access	Fetch	Bus Access	Fetch	Sequential	Target
Sequential Side	Miss	Miss	No	T	No	T	Yes	Yes
	Miss	Hit	No	T	No	Yes	Yes	No
	Hit	Miss	No	Yes	No	T	No	Yes
	Hit	Hit	No	Yes	No	Yes	No	No
Target Side	Miss	Miss	No	T	No	T	Yes	Yes
	Miss	Hit	No	T	No	Yes	Yes	No
	Hit	Miss	No	Yes	No	T	No	Yes
	Hit	Hit	No	Yes	No	Yes	No	No

**FIG. 19**

**Fourth Control Example**

Predicted Branching Direction	Branching direction not determined						Memory Bus Access after determined	
	Cache Hit		Memory Bus Access					
	Sequential Side	Target Side	Sequential Side		Target Side		S	T
			Bus Access	Fetch	Bus Access	Fetch	Sequential	Target
Sequential Side	Miss	Miss	Yes	Yes	Yes	Yes	No	No
	Miss	Hit	Yes	Yes	No	Yes	No	No
	Hit	Miss	No	Yes	Yes	Yes	No	No
	Hit	Hit	No	Yes	No	Yes	No	No
Target Side	Miss	Miss	No	T	Yes	Yes	Yes	No
	Miss	Hit	No	T	No	Yes	Yes	No
	Hit	Miss	No	Yes	Yes	Yes	No	No
	Hit	Hit	No	Yes	No	Yes	No	No

090056851 - 0920000

**FIG. 20**

**Embodiment**

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	.	30	31	32	33	34	35	36
INST 01	P	T	C	D	E	E	E	W							.							
02	P	T	C	D	D	D	E	W							.							
03	P	T	C	C	C	C	D	E	W						.							
04	P	T	C	C	C	C	D	E	W						.							
05	P	T	C	C	C	C	D	E	W						.							
06	P	T	C	C	C	C	D	E	W						.							
07	P	T	C	C	C	C	D	E	W						.							
08	P	T	C	C	C	C	D	E	W						.							
09	P	T	C	C	C	C	D	E	W						.							
10	P	T	C	C	C	C	D	E	W						.							
11	P	T	C	C	C	C	D	E	W						.							
12															.							
51							P	T	M						.							
52							P	T	M						.							
53							P	T	M						.							

INST 01 → INST 02 → INST 03 → INST 04 → INST 05 → INST 06 → INST 07 → INST 08 → INST 09 →

↳ INST 51 → INST 52 → INST 53 → INST 54 →

(INST 03 is branching instruction, is predicted not to branch, and does not branch is fact)

**FIG. 21**

**Prior Art**

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	.	28	29	30	.	46	47	48
INST 01	P	T	C	D	E	E	E	W							.							
02	P	T	C	D	D	D	E	W							.							
03	P	T	C	C	C	C	D	E	W						.							
04	P	T	C	C	C	C	D	E	W						.							
05	P	T	C	C	C	C	D	E	W						.							
06	P	T	C	C	C	C	D	E	W						.							
07	P	T	C	C	C	C	D	E	W						.							
08	P	T	C	C	C	C	D	E	W						.							
09	P	T	C	C	C	C	D	E	W						.							
10	P	T	C	C	C	C	D	E	W						.							
11	P	T	C	C	C	C	D	E	W						.							
12															.							
51							P	T	M	B	R	.	.	.	.	C	.	.	C	D	E	
52							P	T	M	B	B	B	B	B	.	C	.	C	.	C	P	T
53							P	T	M	B	M	B	B	B	.	C	.	C	.	C	P	T

INST 01 → INST 02 → INST 03 → INST 04 → INST 05 → INST 06 → INST 07 → INST 08 → INST 09 →

↳ INST 51 → INST 52 → INST 53 → INST 54 →

(INST 03 is branching instruction, is predicted not to branch, and does not branch is fact)